

[illegible]

```
MM      MM  PPPPPPP  IIIIII  NN      NN  TTTTTTTTTT  EEEEEEEEE  XX      XX  CCCCCCCC
MM      MM  PPPPPPP  IIIIII  NN      NN  TTTTTTTTTT  EEEEEEEEE  XX      XX  CCCCCCCC
MMM     MMM  PP      PP      II      II  NN      NN  TT      TT  EE      EE  XX      XX  CC
MMM     MMM  PP      PP      II      II  NN      NN  TT      TT  EE      EE  XX      XX  CC
MM      MM  PP      PP      II      II  NN      NN  TT      TT  EE      EE  XX      XX  CC
MM      MM  PPPPPPP  IIIIII  NN      NN  TT      TT  EEEEEEE  XX      XX  CC
MM      MM  PPPPPPP  IIIIII  NN      NN  TT      TT  EEEEEEE  XX      XX  CC
MM      MM  PP      PP      II      II  NN      NN  TT      TT  EE      EE  XX      XX  CC
MM      MM  PP      PP      II      II  NN      NN  TT      TT  EE      EE  XX      XX  CC
MM      MM  PP      PP      II      II  NN      NN  TT      TT  EE      EE  XX      XX  CC
MM      MM  PP      PP      IIIIII  NN      NN  TT      TT  EEEEEEEEE  XX      XX  CCCCCCCC
MM      MM  PP      PP      IIIIII  NN      NN  TT      TT  EEEEEEEEE  XX      XX  CCCCCCCC
      . . . .

LL      IIIIII  SSSSSSSS
LL      IIIIII  SSSSSSSS
LL      II     SS
LL      II     SS
LL      II     SS
LL      II     SSSSSS
LL      II     SSSSSS
LL      II     SS
LL      II     SS
LL      II     SS
LL      II     SSSSSS
LLLLLLLLLL  IIIIII  SSSSSSSS
LLLLLLLLLL  IIIIII  SSSSSSSS
```

```
(1) 117 MPSS$UNEXPINT - Unexpected interrupt routine
(1) 262  AST DELIVERY INTERRUPT SERVICE
(1) 310 MPSS$KERSTKNV - KERNEL STACK NOT VALID FAULT
(1) 338  SECONDARY PROCESSOR COMPATIBILITY MODE FAULT HANDLER
(1) 410  SYMBOLS NEEDED FOR XDELTA
```

[illegible]


```
0000 1 :
0000 2 : Version: 'V04-000'
0000 3 :
0000 4 :
0000 5 : .MCALL MFPR
0000 6 : .TITLE MPINTEXC - SECONDARY PROCESSOR INTERRUPT AND EXCEPTIONS
0000 7 : .IDENT 'V04-000'
0000 8 :
0000 9 : *****
0000 10 :
0000 11 : * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY *
0000 12 : * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. *
0000 13 : * ALL RIGHTS RESERVED. *
0000 14 :
0000 15 : * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED *
0000 16 : * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE *
0000 17 : * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER *
0000 18 : * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY *
0000 19 : * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY *
0000 20 : * TRANSFERRED. *
0000 21 :
0000 22 : * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE *
0000 23 : * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT *
0000 24 : * CORPORATION. *
0000 25 :
0000 26 : * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS *
0000 27 : * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL. *
0000 28 : *****
0000 29 :
0000 30 : ++
0000 31 : Facility: Executive , Hardware fault handling
0000 32 :
0000 33 : Abstract: Unhandled exception and interrupt routines
0000 34 :
0000 35 : Environment: MODE=Kernel
0000 36 :
0000 37 : Author: RICHARD I. HUSTVEDT, Creation date: 15-May-1979
0000 38 :
0000 39 : Modified by:
0000 40 :
0000 41 : V03-005 KDM0030 Kathleen D. Morse 18-Nov-1982
0000 42 : Add logic that allows primary to continue execution
0000 43 : of secondary-specific code without turning into a
0000 44 : secondary processor. Remove pagefault handler as no
0000 45 : longer needed.
0000 46 :
0000 47 : V03-004 KDM0018 Kathleen D. Morse 08-Oct-1982
0000 48 : Move all logic to handle kernel mode system services
0000 49 : on secondary to MPCMOD.MAR. This includes the AST
0000 50 : exit system service and the code that special-cased it.
0000 51 :
0000 52 : V03-003 KDM0005 Kathleen D. Morse 31-Aug-1982
```


0000	53	:		Add a secondary pagefault handler, to allow backing out
0000	54	:		of MPSSCOMPAT if it takes a pagefault.
0000	55	:		
0000	56	:	V03-002	RIH0001 Richard I. Hustvedt 1-Jun-1982
0000	57	:		Correct handling of AST queue by secondary processor to
0000	58	:		avoid losing some AST notifications by incorrectly computing
0000	59	:		PHDSB_ASTLVL.
0000	60	:		
0000	61	:		
0000	62	:	01	-
0000	63	:	--	

```
0000 65 :  
0000 66 : INCLUDE FILES:  
0000 67 :  
0000 68 :  
0000 69 :  
0000 70 : MACROS:  
0000 71 :  
0000 72 :  
0000 73 :  
0000 74 :  
0000 75 : Macro to define an interrupt service routine label  
0000 76 : for unexpected interrupts  
0000 77 :  
0000 78 : .MACRO ISRDEF,VNUM  
0000 79 : .ALIGN LONG ; Make all vectors long word alligned  
0000 80 ERL$VEC'VNUM:: ; Unexpected interrupt service rtn label  
0000 81 : .ENDM ISRDEF  
0000 82 :  
0000 83 : Macro to define the interrupt service routine labels  
0000 84 : for an adapter  
0000 85 :  
0000 86 : .MACRO ADPISR,SLOT  
0000 87 VECTOR = SLOT * 4 + 256  
0000 88 : .REPT 4  
0000 89 : .ISRDEF \VECTOR  
0000 90 VECTOR = VECTOR + <16 * 4>  
0000 91 : .ENDR  
0000 92 : .BSBB ADP_HANDLER ; Call interrupt service routine  
0000 93 : .BYTE SLOT ; TR index for this int srv rtn  
0000 94 : .ENDM ADPISR  
0000 95 :  
0000 96 :  
0000 97 : EQUATED SYMBOLS:  
0000 98 :  
0000 99 :  
0000 100 : $EMBDEF <UI> ; Error log message buffer offsets  
0000 101 : $IPLDEF ; Interrupt priority levels  
0000 102 : $PCBDEF ; Process control block offsets  
0000 103 : $PHDDEF ; Process header block offsets  
0000 104 : $PRDEF ; Define processor register numbers  
0000 105 : $PSLDEF ; Define PSL fields  
0000 106 : $RPBDEF ; Define reboot parameter block  
0000 107 : $SSDEF ; Define system status codes  
0000 108 :  
0000 109 :  
0000 110 : ;DEBUG=1 ;***  
0000 111 : ;***If defined, enable unexpected  
0000 112 : ;*** interrupt identifies vector #  
0000 113 :  
0000 114 : OWN STORAGE:  
0000 115 :
```

```
0000 117 .SBTTL MPSS$UNEXPINT - Unexpected interrupt routine
0000 118
0000 119 ;+
0000 120 : ERL$VEC'VNUM - INTERRUPT SERVICE FOR SCB VECTOR VNUM.
0000 121 : MPSS$UNEXPINT - General unexpected interrupt service routine
0000 122
0000 123 : These interrupt service routines are executed for unused SCB vectors.
0000 124 : If DEBUG is defined, each interrupt service calls ERL$UNEXP with
0000 125 : the <vector offset>/2 into the SCB as a 1 byte argument. If
0000 126 : DEBUG is not defined, all interrupt service routines collapse to
0000 127 : global labels equal to ERL$UNEXP. There are enough interrupt
0000 128 : service routines for the architectural page of the SCB, i.e.,
0000 129 : 128 routines.
0000 130
0000 131 : INPUTS:
0000 132
0000 133 : 0(SP) - PC at interrupt
0000 134 : 4(SP) - PSL at interrupt
0000 135
0000 136 : OUTPUTS:
0000 137
0000 138
0000 139 :-
0000 140
00000000 141 .PSECT $AEXNONPAGED, LONG
0000 142
0000 143 .ALIGN LONG
0000 144
0000 145 :
0000 146 : All unused vectors in the SCB point to locations in the following table.
0000 147 : There is one longword for each longword in the SCB. The unused vectors
0000 148 : may sometimes receive interrupts which must be handled in some way. For
0000 149 : all cpu-type interrupts, the routine MPSS$UNEXPINT is executed. For all
0000 150 : adapter interrupts, the routine ADP_HANDLER is executed. The former
0000 151 : passes the process currently executing back to the primary or bugchecks,
0000 152 : depending upon whether or not it is on the interrupt stack. The latter
0000 153 : routine creates and error log entry for the unexpected interrupt and REIs.
0000 154 :
0000 155 : .ALIGN LONG
0000 156 CPU_UNEXP:
00000000 0000 157 VNUM=000 ; First vector = 0
0000 158 .REPT 64 ; ISR's for cpu interrupts only
0000 159 ISRDEF \VNUM ; Define ERL$VEC'VNUM label and ISR
0000 160 BSBW MPSS$UNEXPINT ; Call unexpected interrupt service rtn
0000 161 .BYTE <VNUM>/2 ; Identify vector offset into SCB
0000 162 VNUM=VNUM+4 ; Next vector
0000 163 .ENDR
00000000 0100 164 ADP_UNEXP:
0000 165 NEXUS = 0 ; First adapter = 0
0000 166 .REPT 16 ; ISR's for 16 adapters only
0000 167 ADPISR \NEXUS ; Define ERL$VEC'VNUM labels and ISR's
0000 168 NEXUS = NEXUS + 1 ; Next adapter
0000 169 .ENDR
013F 170 :
013F 171 : Unexpected adapter interrupt handler:
013F 172 :
013F 173 : This routine is entered whenever an adapter on the secondary interrupts.
```



```
013F 174 : It logs the unexpected interrupt by creating an error log entry and then
013F 175 : attempts to clear the interrupt.
013F 176 :
013F 177 :
013F 178 .ALIGN LONG
0140 179 ADP_HANDLER:
6E 00000102'8F C2 0140 180 SUBL #ADP_UNEXP+2,(SP) ; Compute adapter offset
6E 02 C6 0147 181 DIVL #2,(SP) ; Compute adapter slot/TR number
1F BB 014A 182 PUSHF #M<R0,R1,R2,R3,R4> ; Save registers
53 14 AE D0 014C 183 MOVL 5*4(SP),R3 ; Retrieve slot number
54 00000000'FF43 D0 0150 184 MOVL @MMG$GL_SBICONF[R3],R4 ; Get address of adapter registers
04 A4 D4 0158 185 CLRL 4(R4) ; Disable adapter interrupts
54 64 D0 015B 186 MOVL (R4),R4 ; Get adapter's configuration reg
015E 187 10$:
51 18 D0 015E 188 MOVL #EMB$C_UI_LENGTH,R1 ; Set size of message to allocate
FE9C' 30 0161 189 BSBW MP$ALLOCEMB ; Allocate an error log buffer
11 50 E9 0164 190 BLBC R0,20$ ; Branch if none available
04 A2 0061 8F B0 0167 191 MOVW #EMB$C_UI,EMB$W_UI_ENTRY(R2) ; Set message type
10 A2 53 D0 016D 192 MOVL R3,EMB$UI_TR(R2) ; Set slot/TR number
14 A2 54 D0 0171 193 MOVL R4,EMB$UI_CSR(R2) ; Set configuration register value
FE88' 30 0175 194 BSBW MP$RELEASEMB ; Release buffer
1F BA 0178 195 20$: POPR #M<R0,R1,R2,R3,R4> ; Restore registers
5E 04 C0 017A 196 ADDL #4,SP ; Remove slot number
02 017D 197
017E 198 REI
```

017E 200 :+
017E 201 : FUNCTIONAL DESCRIPTION:
017E 202 :
017E 203 : This routine is the unexpected interrupt handler. It will halt
017E 204 : if vector identification (DEBUG) is enabled. On the top of the
017E 205 : stack will be the <vector offset>/2 into the SCB.
017E 206 :
017E 207 : At the time the routine is entered, the stack looks like the following:
017E 208 :
017E 209 :
017E 210 :
017E 211 :
017E 212 :
017E 213 :
017E 214 :
017E 215 :
017E 216 :
017E 217 :
017E 218 :
017E 219 :
017E 220 :
017E 221 :
017E 222 :
017E 223 :
017E 224 :
017E 225 :
017E 226 :
017E 227 :
017E 228 :
017E 229 :
017E 230 :
017E 231 :
017E 232 :
017E 233 :
017E 234 :
017E 235 :
017E 236 :
017E 237 :
017E 238 :
017E 239 :
0180 240 :
0180 241 :
0184 242 :
0187 243 :
0187 244 :
0187 245 :
0187 246 :
0187 247 :
0187 248 :
018F 249 :
018F 250 :
0194 251 :
0194 252 :
0197 253 :
019C 254 :
01A4 255 :
01A4 256 :

```
+-----+
| PC from a BSBW in SCB |
+-----+
| optional                |
| parameters              |
+-----+
| PC at time of exception |
+-----+
| PSL at time of exception|
+-----+
```

The secondary processor computes the address of the vector for this particular interrupt in the primary's SCB. It places this PC and the current PSL on the stack and returns the process to the primary processor. A SVPCTX is done by the secondary, which takes the PC-PSL pair and places them in the hardware PCB. The primary will immediately handle the interrupt when it starts executing this process.

This code is executed for any exception that happens on the secondary, e.g., access violation, pagefault, change mode to kernel, etc.

ENVIRONMENT:

Executes on the secondary processor.

```
0180 240 MPSS$UNEXPINT::
0180 241 MOVZBL @ (SP), (SP) ; ***Overlay return with vector offset
0184 242 MULL #2, (SP) ; ***Convert arg to vector offset
0187 243
0187 244 .IF DF, MPPFMSWT
0187 245 BSBW MP$SPFM_UNEXP ; Gather performance statistics
0187 246 .ENDC
0187 247
0187 248 ADDL3 G^EXE$GL_SCB, (SP), -(SP) ; Compute proper PC for continue
018F 249 ; in primary processor
018F 250 BICL3 #3, @ (SP), (SP) ; Continuation PC is the SCB vector
0194 251 ; Location in the primary less int stk bit
0194 252 MOVPSL 4 (SP) ; Save current PSL
0197 253 BBS #PSL$V_IS, 4 (SP), 10$ ; Br if on interrupt stack
019C 254 BICL #PSL$M_IPL, 4 (SP) ; Force IPL to zero
01A4 255
01A4 256 ; Now drop the current process and ask the primary processor for another.
```

6E 00 BE 9A 0180 240
6E 02 C4 0180 241
7E 6E 00000000'GF C1 0187 248
6E 00 BE 03 CB 018F 250
04 AE 04 AE DC 0194 252
0B 04 AE 1A E0 0197 253
04 AE 001F0000 8F CA 019C 254


```

FE59' 31 01A4 257 ;
          01A4 258 ; BRW MPSS$MPSCHED2 ; And get another
          01A7 259
          01A7 260 10$: SECBUG_CHECK MPUNEXPINT,FATAL ; Unexpected interrupt or exception
  
```



```
01AC 262 .SBTTL AST DELIVERY INTERRUPT SERVICE
01AC 263 :+
01AC 264 : FUNCTIONAL DESCRIPTION:
01AC 265 :
01AC 266 : This routine is entered from the AST delivery interrupt. If it
01AC 267 : interrupts some kernel mode execution, then the AST delivery cannot
01AC 268 : be handled now and it merely sets the hardware register ASTLVL so
01AC 269 : that the interrupt is canceled. If any other mode is interrupted, then
01AC 270 : the process is folded up and returned to the primary processor. When
01AC 271 : the primary processor does a LDPCTX and an REI to start executing this
01AC 272 : process, the REI finds that the hardware register ASTLVL differs from
01AC 273 : that in the process header and the AST is delivered.
01AC 274 :
01AC 275 :
01AC 276 : INPUTS:
01AC 277 :
01AC 278 : (SP) - PC at time of interrupt
01AC 279 : 4(SP) - PSL at time of interrupt
01AC 280 :
01AC 281 : ENVIRONMENT:
01AC 282 :
01AC 283 : Executes on the secondary processor.
01AC 284 :
01AC 285 :-
01AC 286 :
01AC 287 .ALIGN LONG ; Longword align interrupt routines
01AC 288 MPSS$ASTDEL::
01AC 289 BITB #<PSL$M_CURMOD - ; Check if a kernel mode routine
01B0 290 @<-PSL$V_CURMOD>> - ; was interrupted
01B0 291 4+<PSL$V_CURMOD@-3>(SP) ;
01B0 292 BNEQ MPSS$UNEXPINT1 ; Br if not kernel, go handle AST now
01B2 293 MTPR #4,#PRS_ASTLVL ; Don't handle the AST delivery now,
01B5 294 ; and disable the interrupt
01B5 295 REI ; Return from interrupt
01B6 296
01B6 297 :
01B6 298 : The following is in the format of the SCB vectors.
01B6 299 :
01B6 300 MPSS$UNEXPINT1:
01B6 301 PUSHL #<IPL$ ASTDEL @ PSL$V_IPL> ; Return process to primary to do AST
01B6 302 PUSHAB G^SCH$ASTDEL ; delivery and execution
01C2 303
01C2 304 .IF DF,MPPFMSWT
01C2 305 BSBW MPSS$PFM_ASTDEL ; Gather performance measurement data
01C2 306 .ENDC
01C2 307
01C2 308 BRW MPSS$MPSCHED2 ; Go fold up the process & hand it back
```

```

01C5 310      .SBTTL  MPSS$KERSKTNV - KERNEL STACK NOT VALID FAULT
01C5 311      :+
01C5 312      : MPSS$KERSKTNV - KERNEL STACK NOT VALID FAULT
01C5 313      :
01C5 314      : FUNCTIONAL DESCRIPTION:
01C5 315      :
01C5 316      : This routine is automatically vectored to when a kernel stack not
01C5 317      : valid is detected during a change mode instruction, during an REI
01C5 318      : instruction, or during an attempt to push exception information on
01C5 319      : the kernel stack. This exception runs on the interrupt stack. The
01C5 320      : state of the stack on entry is:
01C5 321      :
01C5 322      :         00(SP) - Exception PC
01C5 323      :         04(SP) - Exception PSL
01C5 324      :
01C5 325      : A fatal kernel stack not valid bugcheck is declared.
01C5 326      :
01C5 327      : ENVIRONMENT:
01C5 328      :
01C5 329      :     Executes on the secondary processor.
01C5 330      :
01C5 331      :-
01C5 332      :
01C5 333      : .ALIGN  LONG
01C8 334  MPSS$KERSKTNV::
01C8 335      SECBUG_CHECK MPKNLSTKNV,FATAL      ; Kernel stack not valid fault
01C8 336      ; Kernel stack not valid bugcheck

```



```
01CD 338 .SBTTL SECONDARY PROCESSOR COMPATIBILITY MODE FAULT HANDLER
01CD 339 :+
01CD 340 : FUNCTIONAL DESCRIPTION:
01CD 341 :
01CD 342 : This routine is automatically vectored to when a compatibility mode
01CD 343 : exception is detected for a process executing on the secondary. The
01CD 344 : state of the stack on entry is:
01CD 345 :
01CD 346 : 00(SP) - Compatibility exception code
01CD 347 : 04(SP) - Exception PC
01CD 348 : 08(SP) - Exception PSL
01CD 349 :
01CD 350 : Possible compatibility exception codes are:
01CD 351 :
01CD 352 : 0 - Reserved instruction execution
01CD 353 : 1 - BPT instruction execution
01CD 354 : 2 - IOT instruction execution
01CD 355 : 3 - EMT instruction execution
01CD 356 : 4 - Trap instruction execution
01CD 357 : 5 - Illegal instruction execution
01CD 358 : 6 - Odd address fault
01CD 359 : 7 - Tbit trap
01CD 360 :
01CD 361 : The exception name followed by the number of exception arguments are
01CD 362 : pushed on the stack. Final processing is accomplished in common code.
01CD 363 :
01CD 364 : If there is no compatibility mode handler declared, then the process
01CD 365 : is folded up and handed back to the primary, in such a way that the
01CD 366 : primary will execute in EXCEPTION.
01CD 367 :
01CD 368 : Environment:
01CD 369 :
01CD 370 : Executed by the secondary processor, in kernel mode, on kernel stack.
01CD 371 : If interrupted at any point, can continue execution on primary.
01CD 372 :
01CD 373 : -
01CD 374 :
01CD 375 .ALIGN LONG
01D0 376 MPSS$COMPAT::
01D0 377 MOVQ R0,@#CTL$AL_CMCNTX ; Compatibility mode faults on secondary
DE 01D7 378 MOVAL @#CTL$AL_CMCNTX+8,R0 ; Save R0,R1 in compat context region
7D 01DE 379 MOVQ R2,(R0)+ ; Get addr of compatibility context area
7D 01E1 380 MOVQ R4,(R0)+ ; Save R2 and R3
7D 01E4 381 MOVL R6,(R0)+ ; Save R4 and R5
DO 01E7 382 MOVL (SP)+,(R0)+ ; Save R6
DO 01EA 383 MOVQ (SP)+,(R0)+ ; Save exception code & clean off stack
7D 01ED 384 PUSHL #<PSL$C_USER@PSL$V_PRVMOD>!<PSL$C_USER@PSL$V_CURMOD>; Fabricate
DD 01F3 385 ; a PSL for CME
DD 01F3 386 PUSHL @#CTL$GL_CMHANDLR ; Compatibility mode handler address
13 01F9 387 BEQL 20$ ; Branch if none specified
02 01FB 388 REI ; Jump to compatibility handler
01FC 389 :
01FC 390 :
01FC 391 : No compatibility mode handler was declared. Restore the stack and
01FC 392 : saved register, and return process to primary to continue through
01FC 393 : normal exception code. R0 now points to the saved PC in the
01FC 394 : compatibility context area.
```

00000000'9F	50	7D	01D0	376
50 00000008'9F		DE	01D7	378
80	52	7D	01DE	379
80	54	7D	01E1	380
80	56	DO	01E4	381
80	8E	DO	01E7	382
60	8E	7D	01EA	383
03C00000	8F	DD	01ED	384
			01F3	385
00000000'9F		DD	01F3	386
01		13	01F9	387
		02	01FB	388

```

                                01FC 395 ;
                                01FC 396 ;
                                01FC 397 20$: MOVQ (R0), (SP) ; Restore exception PC/PSL
                                01FF 398 PUSHL -(R0) ; Push exception code again
                                0201 399 MOVL -28(R0), R0 ; Restore R0 from context area
7E 50 6E 60 7D 0205 400 MOVZWL #SS$_COMPAT, -(SP) ; Set exception name
    E4 A0 DO 020A 401 PUSHL #4 ; Set number of signal arguments
    042C 8F 3C 020C 402 IFPRIMARY <JMP G^EXE$EXCEPTION> ; IF PRIMARY, CONTINUE WITH EXCEPTION
    04 DD 0225 403 ; IF SECONDARY, RETURN PROCESS TO PRIMARY
7E 10 AE 02 18 EF 0225 404 EXTZV #PSL$V_CURMOD, #PSL$S_CURMOD, 16(SP), -(SP) ; Create PC/PSL w/prev
    6E 6E 16 9C 022B 405 ROTL #PSL$V-PRVMOD, (SP), (SP) ; mode correct & current mode of kernel
    00000000 GF 9F 022F 406 PUSHAB G^EXE$EXCEPTION ; Adr where primary will execute
    FDC8 31 0235 407 BRW MP$MPSCHED2 ; Hand process back to primary
                                0238 408

```



```

0238 410 .SBTTL SYMBOLS NEEDED FOR XDELTA
0238 411 :
0238 412 : The following symbols are defined so that XDELTA can be linked
0238 413 : into MP.EXE for debugging the secondary processor.
0238 414 :
00000018 0238 415 EXESROPRAND==ERL$VEC24
00000020 0238 416 EXESACVIOLAT==ERL$VEC32
00000024 0238 417 MMG$PAGEFAULT==ERL$VEC36
00000028 0238 418 EXESTBIT==ERL$VEC40
0000002C 0238 419 EXESBREAK==ERL$VEC44
0238 420 .END

```

MPINTEXC
Symbol table

- SECONDARY PROCESSOR INTERRUPT AND EXCE 16-SEP-1984 02:04:55 VAX/VMS Macro V04-00
5-SEP-1984 02:06:36 [MP.SRC]MPINTEXC.MAR;1

Page 13
(1)

ADP_HANDLER
ADP_UNEXP
BUGS_MPKNLSTKNV
BUGS_MPUNEXPINT
CPU_UNEXP
CTLSAL_CMNTX
CTLSGL_CMHANDLR
EMBS_C01
EMBS_C01_LENGTH
EMBS_C01_CSR
EMBS_C01_TR
EMBS_C01_ENTRY
ERL\$VEC0
ERL\$VEC100
ERL\$VEC104
ERL\$VEC108
ERL\$VEC112
ERL\$VEC116
ERL\$VEC12
ERL\$VEC120
ERL\$VEC124
ERL\$VEC128
ERL\$VEC132
ERL\$VEC136
ERL\$VEC140
ERL\$VEC144
ERL\$VEC148
ERL\$VEC152
ERL\$VEC156
ERL\$VEC16
ERL\$VEC160
ERL\$VEC164
ERL\$VEC168
ERL\$VEC172
ERL\$VEC176
ERL\$VEC180
ERL\$VEC184
ERL\$VEC188
ERL\$VEC192
ERL\$VEC196
ERL\$VEC20
ERL\$VEC200
ERL\$VEC204
ERL\$VEC208
ERL\$VEC212
ERL\$VEC216
ERL\$VEC220
ERL\$VEC224
ERL\$VEC228
ERL\$VEC232
ERL\$VEC236
ERL\$VEC24
ERL\$VEC240
ERL\$VEC244
ERL\$VEC248
ERL\$VEC252
ERL\$VEC256

00000140 R 02
00000100 R 02
***** X 02
***** X 02
00000000 R 02
***** X 02
***** X 02
= 00000061
= 00000018
= 00000014
= 00000010
= 00000004
00000000 RG 02
00000064 RG 02
00000068 RG 02
0000006C RG 02
00000070 RG 02
00000074 RG 02
0000007C RG 02
00000078 RG 02
0000007C RG 02
00000080 RG 02
00000084 RG 02
00000088 RG 02
0000008C RG 02
00000090 RG 02
00000094 RG 02
00000098 RG 02
0000009C RG 02
00000010 RG 02
000000A0 RG 02
000000A4 RG 02
000000A8 RG 02
000000AC RG 02
000000B0 RG 02
000000B4 RG 02
000000B8 RG 02
000000BC RG 02
000000C0 RG 02
000000C4 RG 02
00000014 RG 02
000000C8 RG 02
000000CC RG 02
000000D0 RG 02
000000D4 RG 02
000000D8 RG 02
000000DC RG 02
000000E0 RG 02
000000E4 RG 02
000000E8 RG 02
000000EC RG 02
00000018 RG 02
000000F0 RG 02
000000F4 RG 02
000000F8 RG 02
000000FC RG 02
00000100 RG 02

ERL\$VEC260
ERL\$VEC264
ERL\$VEC268
ERL\$VEC272
ERL\$VEC276
ERL\$VEC28
ERL\$VEC280
ERL\$VEC284
ERL\$VEC288
ERL\$VEC292
ERL\$VEC296
ERL\$VEC300
ERL\$VEC304
ERL\$VEC308
ERL\$VEC312
ERL\$VEC316
ERL\$VEC32
ERL\$VEC320
ERL\$VEC324
ERL\$VEC328
ERL\$VEC332
ERL\$VEC336
ERL\$VEC340
ERL\$VEC344
ERL\$VEC348
ERL\$VEC352
ERL\$VEC356
ERL\$VEC36
ERL\$VEC360
ERL\$VEC364
ERL\$VEC368
ERL\$VEC372
ERL\$VEC376
ERL\$VEC380
ERL\$VEC384
ERL\$VEC388
ERL\$VEC392
ERL\$VEC396
ERL\$VEC4
ERL\$VEC40
ERL\$VEC400
ERL\$VEC404
ERL\$VEC408
ERL\$VEC412
ERL\$VEC416
ERL\$VEC420
ERL\$VEC424
ERL\$VEC428
ERL\$VEC432
ERL\$VEC436
ERL\$VEC44
ERL\$VEC440
ERL\$VEC444
ERL\$VEC448
ERL\$VEC452
ERL\$VEC456
ERL\$VEC460

00000104 RG 02
00000108 RG 02
0000010C RG 02
00000110 RG 02
00000114 RG 02
0000001C RG 02
00000118 RG 02
0000011C RG 02
00000120 RG 02
00000124 RG 02
00000128 RG 02
0000012C RG 02
00000130 RG 02
00000134 RG 02
00000138 RG 02
0000013C RG 02
00000020 RG 02
00000100 RG 02
00000104 RG 02
00000108 RG 02
0000010C RG 02
00000110 RG 02
00000114 RG 02
00000118 RG 02
0000011C RG 02
00000120 RG 02
00000124 RG 02
00000024 RG 02
00000128 RG 02
0000012C RG 02
00000130 RG 02
00000134 RG 02
00000138 RG 02
0000013C RG 02
00000100 RG 02
00000104 RG 02
00000108 RG 02
0000010C RG 02
00000004 RG 02
00000028 RG 02
00000110 RG 02
00000114 RG 02
00000118 RG 02
0000011C RG 02
00000120 RG 02
00000124 RG 02
00000128 RG 02
0000012C RG 02
00000130 RG 02
00000134 RG 02
0000002C RG 02
00000138 RG 02
0000013C RG 02
00000100 RG 02
00000104 RG 02
00000108 RG 02
0000010C RG 02

MPINTEXC
Symbol table

- SECONDARY PROCESSOR INTERRUPT AND EXCE 16-SEP-1984 02:04:55 VAX/VMS Macro V04-00
K 6 5-SEP-1984 02:06:36 [MP.SRC]MPINTEXC.MAR;1

Page 14
(1)

ERL\$VEC464	00000110	RG	02
ERL\$VEC468	00000114	RG	02
ERL\$VEC472	00000118	RG	02
ERL\$VEC476	0000011C	RG	02
ERL\$VEC48	00000030	RG	02
ERL\$VEC480	00000120	RG	02
ERL\$VEC484	00000124	RG	02
ERL\$VEC488	00000128	RG	02
ERL\$VEC492	0000012C	RG	02
ERL\$VEC496	00000130	RG	02
ERL\$VEC500	00000134	RG	02
ERL\$VEC504	00000138	RG	02
ERL\$VEC508	0000013C	RG	02
ERL\$VEC52	00000034	RG	02
ERL\$VEC56	00000038	RG	02
ERL\$VEC60	0000003C	RG	02
ERL\$VEC64	00000040	RG	02
ERL\$VEC68	00000044	RG	02
ERL\$VEC72	00000048	RG	02
ERL\$VEC76	0000004C	RG	02
ERL\$VEC8	00000008	RG	02
ERL\$VEC80	00000050	RG	02
ERL\$VEC84	00000054	RG	02
ERL\$VEC88	00000058	RG	02
ERL\$VEC92	0000005C	RG	02
ERL\$VEC96	00000060	RG	02
EXESACVIOLAT	= 00000020	RG	02
EXESBREAK	= 0000002C	RG	02
EXESEXCEPTION	*****	X	02
EXESGL_RPB	*****	X	02
EXESGL_SCB	*****	X	02
EXESROPRAND	= 00000018	RG	02
EXESTBIT	= 00000028	RG	02
IPL\$ASTDEL	= 00000002		
MMG\$GL_SBICONF	*****	X	02
MMG\$PAGEFAULT	= 00000024	RG	02
MPSSALLOCEMB	*****	X	02
MPSSASTDEL	000001AC	RG	02
MPSSCOMPAT	000001D0	RG	02
MPSSKERSTKNV	000001C8	RG	02
MPSSMPSCHED2	*****	X	02
MPSSRELEASEMB	*****	X	02
MPSSSECBUGCHK	*****	X	02
MPSSUNEXPINT	00000180	RG	02
MPSSUNEXPINT1	000001B6	R	02
NEXUS	= 00000010		
PR\$ASTLVL	= 00000013		
PR\$SCBB	= 00000011		
PSL\$C_USER	= 00000003		
PSL\$M_CURMOD	= 03000000		
PSL\$M_IPL	= 001F0000		
PSL\$S_CURMOD	= 00000002		
PSL\$V_CURMOD	= 00000018		
PSL\$V_IPL	= 00000010		
PSL\$V_IS	= 0000001A		
PSL\$V_PRVMOD	= 00000016		
RPB\$L_SCBB	= 000000B0		

SCH\$ASTDEL
SS\$COMPAT
VECTOR
VNUM

***** X 02
= 0000042C
= 0000023C
= 00000100

+-----+
! Psect synopsis !
+-----+

PSECT name	Allocation	PSECT No.	Attributes
. ABS .	00000000 (0.)	00 (0.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE
\$ABSS	00000000 (0.)	01 (1.)	NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE
\$AEXNONPAGED	00000238 (568.)	02 (2.)	NOPIC USR CON REL LCL NOSHR EXE RD WRT NOVEC LONG

+-----+
! Performance indicators !
+-----+

Phase	Page faults	CPU Time	Elapsed Time
Initialization	30	00:00:00.09	00:00:01.16
Command processing	140	00:00:00.89	00:00:05.14
Pass 1	357	00:00:11.84	00:00:32.69
Symbol table sort	0	00:00:01.64	00:00:03.15
Pass 2	96	00:00:02.44	00:00:06.45
Symbol table output	22	00:00:00.19	00:00:00.72
Psect synopsis output	2	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	649	00:00:17.12	00:00:49.34

The working set limit was 1500 pages.

65054 bytes (128 pages) of virtual memory were used to buffer the intermediate code.

There were 60 pages of symbol table space allocated to hold 1132 non-local and 5 local symbols.

425 source lines were read in Pass 1, producing 21 object records in Pass 2.

23 pages of virtual memory were used to define 22 macros.

+-----+
! Macro library statistics !
+-----+

Macro library name	Macros defined
-\$255\$DUA28:[MP.OBJ]MP.MLB;1	4
-\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	8
-\$255\$DUA28:[SYSLIB]STARLET.MLB;2	6
TOTALS (all libraries)	18

1140 GETS were required to define 18 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:MPINTEXC/OBJ=OBJ\$:MPINTEXC MSRC\$:MPPREFIX/UPDATE=(ENH\$:MPPREFIX)+MSRC\$:MPINTEXC/UPDATE=(ENH\$:MPINTEXC)+EXECMLS/LIB+LI

0248 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

